Figure 1: SoC Block Diagram with Ethernet Controller IP

10G/2.5G/1G Multi-Speed Ethernet Controller IP for Automotive Applications
In order to build highly integrated Ethernet-based systems on chip (SoCs), Cadence provides a 10G/2.5G/1G MultiSpeed Ethernet Controller for Automotive applications ,which is a highly customizable s oft controller IP, and is ISO 26262 ASIL-B ready (Figure 1 ).
The push for autonomous driving requires multiple streams of data from cameras, sensors, and radars be transferred and processed in real time. To meet the low-latency and safety requirements of mission-critical control systems like braking, steering, etc., Time Sensitive Networking (TSN) is being developed. TSN enables robust, low-latency, and deterministic synchronized packet transmission and is a super-set of the Audio-Video Bridging Transport (AVB) protocol standard. To support a range of Ethernet applications, the Controller IP features integrated 1000BASE-X and USXGMII PCS modules, a high-performance DMA with advanced AXI offloading capabilities, and descriptor caching, QoS, and IEEE 1588 support (Figure 2 
Functional Safety Features and Documentation
The Ethernet MAC has additional functional safety features targeting automotive applications. This includes memory protection using ECC, datapath and address parity protection, fatal fault detection, reporting, and recovery mechanisms. The deliverables also include the safety manual and ISO 26262 ASIL-B readiness certificate.
VIP for Ethernet up to 100G
Incorporating the latest protocol updates, the mature and comprehensive Cadence Verification IP (VIP) for the Ethernet up to 100G protocols provides a complete bus functional model (BFM) including error insertion, integrated automatic protocol checkers, and coverage model. Designed for easy integration in testbenches at IP, SoC, and system levels, the VIP for Ethernet up to 100G helps you reduce time to test, accelerate verification closure, and ensure end-product quality.
The VIP for Ethernet up to 100G runs on all major simulators, and supports SystemVerilog and e verification languages along with associated methodologies, including the Universal Verification Methodology (UVM) and Open Verification Methodology (OVM).
The VIP for Ethernet up to 100G enables verification of Ethernet interfaces in standalone, partial-stack, and full-stack mode for speeds from 10Mbps to 100Gbps: 
VIP for Ethernet TSN
The Cadence VIP for Time Sensitive Networks (TSN) provides a mature, highly capable compliance verification solution for the TSN protocol stack, incorporating BFM including error insertion, integrated automatic protocol checkers, and coverage model. The VIP for Ethernet TSN is designed for easy integration in testbenches at IP, SoC, and system levels, helping to reduce time to test, accelerate verification closure, and ensure end-product quality.
The following set of protocols are a part of the VIP for Ethernet TSN:
• IEEE 802.1AS PTP
• IEEE 802.1Qbu
• IEEE 802.3br
• IEEE 802.1Qav
• IEEE 802.1Qbv
• IEEE 802.1Qat
• IEEE 802.1AE
• IEEE 1722
The TSN protocols are usually designed to work over a framework of Ethernet MAC and PHY layers working at speed of 1Gbps or below.
VIP for Standard Interface Compliance
The increasing number and complexity of interfaces in automotive SoCs make it difficult to thoroughly verify designs. Cadence VIP boosts quality by providing VIP components that check compliance with standard interface specification such as CAN, LIN, Ethernet, DDR, Flash, USB, and dozens of others.
Benefits:
• Proven VIP provider, chosen by over 500 customers • VIP available for over 100 interface and memory standards
• Verifies compliance to standard interface specifications for mission-critical designs
Sigrity SystemSI Automotive Ethernet Channel Simulation
Implement automotive Ethernet networks and analyze the ECU-to-ECU communication performance via the physical Ethernet channel with Cadence Sigrity ™ SystemSI ™ technology for automated chip-to-chip signal integrity analysis.
Simulate full physical channel to ensure Ethernet compliance:
• Test different PHY, connector, and cable combinations Cadence software, hardware, and semiconductor IP enable electronic systems and semiconductor companies to create the innovative end products that are transforming the way people live, work, and play. The company's Intelligent System Design strategy helps customers develop differentiated products-from chips to boards to intelligent systems. www.cadence.com
Ethernet Rapid Prototyping
For fast FPGA-based prototyping, Cadence has developed a BroadR-Reach PHY interface card that can be plugged into the Cadence Protium ™ FPGA-Based Prototyping Platform. By doing so, external hardware like Ethernet cameras, infotainment head units, and other devices can be directly connected via an unshielded twisted-pair cable with the FPGA system. In this way, a SoC that was initially implemented as a FPGA prototype can also run software to do early hardware/software validation of the system leveraging the Protium solution. This setup also helps to analyze the impact of using different cables, connectors, and other hardware configurations on the overall system performance.
A relevant application for Ethernet rapid prototyping is using cameras within parking-assist systems in a top-view or rear-view configuration. Leveraging a hardware/software co-design methodology allows engineers to develop and test drive their Automotive Ethernet application (hardware/ software) before the hardware-including the SoC-is available.
The Cadence BroadR-Reach Interface card can connect any external Ethernet device with the ECU or other control unit via the Cadence Automotive Ethernet MAC.
Further Information
To learn more about Cadence's IP options for automotive, visit www.cadence.com/automotive. 
